

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
14 October 2004 (14.10.2004)

PCT

(10) International Publication Number
WO 2004/088628 A1

(51) International Patent Classification⁷: **G09G 3/32**

(21) International Application Number:
PCT/JP2004/004189

(22) International Filing Date: 25 March 2004 (25.03.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
2003-091787 28 March 2003 (28.03.2003) JP

(71) Applicant (for all designated States except US): **CANON KABUSHIKI KAISHA** [JP/JP]: 3-30-2, Shimomaruko, Ohta-ku, Tokyo 1468501 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **HIRAI, Tadahiko**

[JP/JP]; c/o Canon Kabushiki Kaisha, 3-30-2, Shimomaruko, Ohta-ku, Tokyo 1468501 (JP). **SAWADA, Kikuzo** [JP/JP]; 13-5, Nakacho 2-chome, Koganei-shi, Tokyo 1840012 (JP).


(74) Agents: **OKABE, Masao** et al.; No. 602, Fuji Bldg., 2-3, Marunouchi 3-chome, Chiyoda-ku, Tokyo 1000005 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),

[Continued on next page]

(54) Title: DRIVING METHOD OF INTEGRATED CIRCUIT



(57) Abstract: A field-effect transistor (T2SW) in a semiconductor integrated circuit is driven by periodically applying positive and negative voltage pulses, with reference to the voltage applied to the source and drain electrodes, to the gate electrode. Stable operation of integrated circuit is realized by a simple method, even if the integrated circuit includes a field-effect transistor exhibiting a readily fluctuating threshold voltage.



WO 2004/088628 A1

DESCRIPTION

DRIVING METHOD OF INTEGRATED CIRCUIT

5 TECHNICAL FIELD

The present invention relates to a method of driving an integrated circuit.

BACKGROUND ART

10 Heretofore, integrated circuits made of a single-crystal silicon material are used in a variety of fields such as computers, communication and household appliances.

In recent years, on the other hand, the
15 development of electronic devices and integrated circuits made of a material other than single-crystal silicon such as amorphous or polycrystalline silicon materials, organic semiconductors, diamond and
20 silicon-carbide has advanced rapidly. Those devices or circuits exhibit properties which single-crystal silicon based ones do not have. In such development, field-effect transistors (FETs) or thin-film transistors (TFTs) have been often studied as typical subject of investigation. While a transistor formed
25 on a substrate such as glass is suitable for a low-temperature production process, it is sensitive to accumulation of impurities and defects at interfaces,

which makes its operation tend to become unstable.
In particular, thin-film transistors formed at low
temperatures will contain a large number of defects
at the interface between the gate insulating film and
5 the semiconductor, and the threshold voltage tends to
fluctuate. It has been often pointed out, for
example, that amorphous silicon TFTs involve the
problem that strong light irradiation or repeated
voltage application thereto may expel hydrogen to
10 generate defects and shift the threshold voltage.
See for example, J. H. Wei et al., Journal of Applied
Physics, Vol.85 (1999), p. 543, or H. Hamada, Sharp
Technical Report, No. 69 (1997), p. 75, etc.

15 DISCLOSURE OF THE INVENTION

The present invention is to solve the
conventional problem that the threshold voltage of a
field-effect transistor tends to fluctuate, by
driving an integrated circuit in a newly devised
20 manner. In particular, it provides a method of
stably driving a thin-film transistor formed at a low
temperature and will therefore exhibit a readily
fluctuating threshold voltage.

According to the invention, there is thus
25 provided a method of driving an integrated circuit
including a field-effect transistor, comprising
periodically applying positive and negative voltages,

with reference to the voltage applied to the source and drain electrodes, to the gate electrode of the field-effect transistor.

The above-mentioned field-effect transistor may preferably be a thin-film transistor. Since a thin-film transistor, particularly formed at a low temperature, may contain a number of defects at the interface between the gate insulating film and the semiconductor layer and its threshold voltage may readily fluctuate, the present invention is highly effective for stably driving such a transistor.

The above-mentioned field-effect transistor may preferably comprise a semiconductor material containing an organic substance. Since a transistor comprising a semiconductor material containing an organic substance may contain a larger number of defects, impurities, traps, etc. as compared with a single-crystal silicon semiconductor device and its threshold voltage may readily fluctuate, the present invention is also effective for stably driving such a transistor.

The above-mentioned field-effect transistor may also preferably comprise a semiconductor material containing amorphous silicon.

It is preferable to alternately apply positive and negative voltage pulses, with reference to the voltage applied to the source and drain electrodes,

to the gate electrode of the above-mentioned field-effect transistor.

It is also preferable to continuously applying positive (or negative) voltage pulses, with reference
5 to the voltage applied to the source and drain electrodes, to the gate electrode of the above-mentioned field-effect transistor, and then applying one or more negative (or positive) voltage pulses.

It is possible to stably drive an integrated
10 circuit including a transistor exhibiting an unstable threshold voltage by using the driving method of the present invention.

Further, it is also possible to realize stable operation of an IC card including such a transistor
15 by using the above-mentioned driving method.

According to the present invention, even if the threshold voltage of a field-effect transistor included in an integrated circuit readily fluctuates,
it is possible to realize stable operation of the
20 integrated circuit including the transistor by a simple method. This advantageous effect is remarkable particularly in an integrated circuit including an organic transistor.

In addition, it is possible to realize an IC
25 card with high operation stability.

Other features and advantages of the present invention will be apparent from the following

description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

5

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

Figure 1 is a schematic diagram showing the concept of a circuit where a method of the present invention is implemented;

Figure 2 is a chart showing the operation method of the circuit of Figure 1;

Figure 3 is a circuit diagram showing a first embodiment;

Figure 4 is a chart showing the operation method of the circuit of Figure 3;

Figure 5A is a graph showing the characteristics of the transistor of the first embodiment;

Figure 5B is a graph showing the characteristics of the transistor of the first embodiment;

Figure 6 is a circuit diagram showing a second

embodiment;

Figure 7 is a chart showing the operation method of the circuit of Figure 6;

Figure 8 is a diagram of a circuit for driving
5 a light emitting diode according to the method of the present invention;

Figure 9 is a chart showing the operation method of the circuit of Figure 8;

Figure 10 is a diagram of a circuit for driving
10 a liquid crystal cell according to the method of the present invention; and

Figure 11 is a chart showing the operation method of the circuit of Figure 10.

15 BEST MODE FOR CARRYING OUT THE INVENTION

Preferred embodiments of the present invention will now be described in detail in accordance with the accompanying drawings.

--- Circuits and operation methods shown in Figures
20 1 and 2 will be explained firstly.

Figure 1 shows an embodiment where the above-mentioned driving method is applied to an inverter which is one of the basic circuits used for an integrated circuit. In this embodiment, each
25 transistor is an n-channel TFT (n-TFT), and the n-TFT comes to the ON state when a positive voltage relative to the source and drain voltage is applied

to the gate. In this embodiment, it comes to the ON state at a gate voltage of +5V.

The inverter is constituted by a load transistor (TrL) and a switching transistor (TrSW),
5 and outputs the reverse voltage with reference to the input voltage (for example, it outputs 'Low' (= 0V) when the input is 'High' (= +5V). In addition, for driving the inverter, the input signal is controlled by using Tr1 and Tr2. Tr1 controls the input timing
10 to the inverter, while Tr2 controls the timing of applying a voltage of -5V to the gate electrode of TrSW.

For example, control signals CLK1 and CLK2 as shown in Figure 2 are inputted into Tr1 and Tr2.
15 Either 'High' (+5V) or 'Low' (0V) is applied to the IN terminal in Figure 1 as an IN signal, and the IN signal is inputted into the gate electrode of TrSW when CLK1 = +5V ('High' state).

On the other hand, although a voltage of -5V is
20 applied to the gate electrode of TrSW when CLK2 = +5V ('High' state), the control signal differs in phase from that applied to CLK1, and hence, -5V and the IN signal (+5V) are applied to the gate electrode of TrSW alternately. By this method, +5V and -5V are
25 applied substantially alternately to the gate electrode of TrSW, and hence, it is possible to prevent fluctuation of the threshold voltage. It is

also possible to make the 'High' state duration of CLK2 to be a half of that of CLK1 so that the application of +5V (IN signal) and -5V may be equally weighted.

5 The present invention will be specifically explained below with citing embodiments.

Embodiment 1

A first embodiment of the present invention will be explained.

10 An inverter as shown in Figure 3 was prototyped by using organic TFTs with pentacene as main component. This organic TFT shows the characteristics of p channel type (p-TFT), and since the thickness of the gate insulating film is large
15 relative to a Si-based device, a drive voltage is set to -20V.

First, a discrete organic TFT was examined. By making V_d (drain voltage) equal to -20V, and changing V_g (gate voltage) between 0 and -20V, the V_g dependability of I_d (drain current) was investigated.
20 At this time, voltage stress was given beforehand to the gate electrode, or between the gate electrode and the drain electrode. As a result, it was observed that the threshold voltage (V_{th}) shifted to the minus
25 side depending on the application time of the voltage stress. However, a large shift was observed when the stress voltage was applied only to the gate electrode

(Figure 5A), while it was ignorable when the voltage stress (-20V) was applied to the gate electrode and the drain electrode (Figure 5B). In addition, when reverse voltage stress (+20V) was applied to the TFT exhibiting a shifted threshold, the threshold was
5 restored to its original level.

From this result, it is known that, although the threshold shift of the load transistor (TrL) in Figure 3 is of an ignorable level, the threshold
10 voltage shift is significant when the input signal is continuously applied to the switching transistor (TrSW).

The inverter shown in Figure 3 was driven by applying the CLK1 and CLK2 signals as shown in Figure
15 4 so that the V_{th} of TrSW would not shift. As a result, it was confirmed that the inverter operated stably.

Embodiment 2

A second embodiment of the present invention
20 will be explained.

Figure 6 is an example of forming a NAND logical circuit by using the same p-TFTs as the first embodiment.

It was found that the NAND logical circuit
25 operated stably by applying the CLK1 and CLK2 signals as shown in Figure 7.

Other embodiments

It is possible to drive a light emitting diode or a liquid crystal cell by using the driving method of the integrated circuit in the present invention. From the above-described embodiments, it would be
5 self-evident for those skilled in the art that it is applicable to driving operation of various apparatus such as a light emitting diode device and a liquid crystal display device.

For example, a preferred embodiment of the
10 driving method of a light emitting diode is shown in Figures 8 and 9. Figure 8 is a circuit diagram and reference symbols are the same as those of the above-described embodiments except for the diode. Figure 9 is a chart showing a driving method of the circuit
15 similarly to Figure 2.

More detailed information including specific apparatus structure is provided by, for example, Japanese Patent Application Laid-Open No. H5-94150, and it is hence easy for those in the art to
20 implement the present invention, even without further description.

In addition, for example, an example of the driving method of a liquid crystal cell is shown in Figures 10 and 11. Figure 10 is a circuit diagram
25 and the components are the same as the above-described embodiments except the resistor and the capacitor for driving liquid crystal. Figure 11 is a

chart similar to Figure 2, showing a driving method of the circuit.

More detailed information including specific apparatus structure is provided by, for example,
5 Japanese Patent Application Laid-Open No. H7-13518, and it is hence easy for those in the art to implement the present invention, even without further description.

Thus, the preferred embodiments of the method
10 of driving an integrated circuit of the present invention are summarized as follows.

In the first embodiment, the field-effect transistor is a thin-film transistor.

In the second embodiment, the field-effect
15 transistor comprises a semiconductor material containing an organic substance.

In the third embodiment, the field-effect transistor comprises a semiconductor material
containing amorphous silicon.

20 In the fourth embodiment, positive and negative voltage pulses, with reference to the voltage applied to the source and the drain electrodes, are applied alternately to the gate electrode of the field-effect transistor.

25 In the fifth embodiment, positive (or negative) voltage pulses, with reference to the voltage applied to the source and the drain electrodes, are applied

to the gate electrode of the field-effect transistor, and then one or more negative (or positive) voltage pulses are applied.

In the sixth embodiment, the application of
5 positive and negative voltage is equivalently weighted by adjusting the duration or pulse number of the positive and negative voltages applied.

The seventh embodiment is an integrated circuit to be driven by using the above-described method.

10 The eighth embodiment is an IC card to be driven by using the above-described method.

The ninth embodiment is a light emitting diode device to be driven by using the above-described method.

15 The tenth embodiment is a liquid crystal device to be driven by using the above-described method.

The present invention is not limited to the above embodiments and various changes and
modifications can be made within the spirit and scope
20 of the present invention. Therefore to apprise the public of the scope of the present invention, the following claims are made.

CLAIMS

1. A method of driving an integrated circuit including a field-effect transistor, comprising
5 periodically applying positive and negative voltages, with reference to the voltage applied to the source and drain electrodes, to the gate electrode of the field-effect transistor.

2. The method according to claim 1, wherein the
10 field-effect transistor is a thin-film transistor.

3. The method according to claim 1, wherein the field-effect transistor comprises a semiconductor material containing an organic substance.

4. The method according to claim 1, wherein the
15 field-effect transistor comprises a semiconductor material containing amorphous silicon.

5. The method according to claim 1, wherein positive and negative voltage pulses, with reference to the voltage applied to the source and drain
20 electrodes, are applied alternately to the gate electrode of the field-effect transistor.

6. The method according to claim 1, wherein positive or negative voltage pulses, with reference to the voltage applied to the source and drain
25 electrodes, are continuously applied to the gate electrode of the field-effect transistor, and then one or more negative or positive voltage pulses

respectively are applied to the gate electrode.

7. The method according to claim 1, wherein the application of positive and negative voltage pulses is equivalently weighted by adjusting the duration or
5 pulse number of the positive and negative voltage pulses applied.

8. An integrated circuit to be driven by using the method according to claim 1.

9. An IC card to be driven by using the method
10 according to claim 1.

10. A light emitting diode device to be driven by using the method according to claim 1.

11. A liquid crystal device to be driven by using the method according to claim 1.

ABSTRACT

A field-effect transistor in a semiconductor integrated circuit is driven by periodically applying
5 positive and negative voltage pulses, with reference to the voltage applied to the source and drain electrodes, to the gate electrode. Preferably, positive (or negative) voltage pulses, with reference to the voltage applied to the source and drain
10 electrodes, and then one or more negative (or positive) voltage pulses are applied to the gate electrode. Stable operation of integrated circuit is realized by a simple method, even if the integrated circuit includes a field-effect transistor exhibiting
15 a readily fluctuating threshold voltage.



FIG. 1**FIG. 2**

FIG. 3




FIG. 4




FIG. 5A





FIG. 5B

The diagram shows a 2-input NAND gate circuit. It features two PMOS transistors, Tr1 and Tr2, connected to a +20V supply. Tr1's gate is driven by IN1 and its source by CLK1. Tr2's gate is driven by CLK2 and its source by a +20V supply. Two NMOS transistors, TrSW1 and TrSW2, are connected to a -20V supply. TrSW1's gate is driven by IN2 and its source by the node between Tr1 and TrSW1. TrSW2's gate is driven by IN1 and its source by the node between Tr2 and TrSW2. The output node, OUT, is connected to the gates of TrSW1 and TrSW2. A load transistor, TrL, is connected between the output node and the -20V supply. The entire circuit is labeled 'NAND'.

The diagram shows two digital signals, CLK1 and CLK2, plotted against TIME. CLK1 is a square wave with a period of 4 units of time. It starts at HIGH (0V), transitions to LOW (-20V) at time 1, returns to HIGH (0V) at time 2, transitions to LOW (-20V) at time 3, and returns to HIGH (0V) at time 4. CLK2 is a square wave with a period of 4 units of time. It starts at HIGH (+20V), transitions to LOW (0V) at time 1, returns to HIGH (+20V) at time 2, transitions to LOW (0V) at time 3, and returns to HIGH (+20V) at time 4. The two signals are phase-shifted by 1 unit of time relative to each other.




FIG. 8**FIG. 9**

FIG. 10**FIG. 11**